Digital Electronics (EC2203) Scanned Lecture Notes (All Units) - THENMOZHI Edition

[Srini]

   

Anna University , Chennai

Department of B.E-Electronics and Communication Engg

Third Semester

EC2203 Digital Electronics 

Scanned Lecture Notes

(Regulation 2008)

UNIT-1

MINIMIZATION TECHNIQUES AND LOGIC GATES

• Laws of Boolean algebra
  
• Basic theorems and properties of Boolean algebra
  
• Demorgan’s theorems
  
• Consensus theorem
  
• M-notification
  
• Karnaugh map minimization: (k-map)
  
• Quine-mccluskey method of minimization
  
• Logic gates
  
• Comparison of CMOS-TTL families
  

UNIT-2

COMBINATION CIRCUITS

• Introduction
  
• Design procedure
  
• Multiplexers
  
• De multiplexers
  
• Decoders
  
• Encoders
  
• Priority encoder
  
• Code converters
  
• 1. Binary to BCD converter
  
• 2. BCD to binary converters
  
• 3. BCD to excess-3
  
• 4. Excess-3 to BCD
  
• 5. Binary to gray
  
• 6. Gray to binary
  
• Magnitude comparator
  

UNIT-3

SEQUENTIAL CIRCUITS

• Introduction
  
• Latches
  
• Types
  
• Edge triggering
  
• Conversion of flip-flops
  
• Application of flip-flops
  
• Counters
  
• Sequence generators
  
• Shift register counter
  
• Ring counter
  
• Universal shift register
  
• Synchronous counters
  
• Shift registers
  
• Types 
  
• Application
  

Unit-4

MEMORY DEVICES

• Introduction
  
• Memory unit
  
• Memory operation
  
• Write operation
  
• Read operation
  
• Classification of memories
  
• RAM: (random access memory)
  
• SRAM (static RAM)
  
• RAM organization
  
• Static RAM cell
  
• MOSFET RAM cell
  
• Dynamic RAM cell
  
• ROM cell
  
• PROM: (programmable ROM)
  
• EPROM (erasable PROM)
  
• EEPROM
  
• Memory cycle
  
• 1. Read cycle
  
• 2. Write cycle
  
• Memory decoding
  
• 1. Absolute decoding
  
• 2. Linear decoding
  
• Memory expansion
  
• Advantages of RAM, ROM
  
• Disadvantages of RAM, ROM
  
• PLD-Programmable Logic Devices
  
• Classification of PLDs
  
• Types
  
• Implementation of combinational circuit using PLA
  
• Field programmable GATE array (FPGA)
  

UNIT-5

SYNCHRONOUS AND ASYNCHRONOUS SEQUENTIAL CIRCUITS

• Introduction
  
• Moore model
  
• Melay model
  
• Analysis of synchronous sequential circuits
  
• Design with JK flip flops
  
• Algorithm state machine chart
  
• Asynchronous sequential circuits
  
• Types
  
• Design of pulse mode asynchronous sequential circuits
  
• Problems in asynchronous circuits
  
  

Attachment : Click Here